A procedure for software synthesis from VHDL models
نویسندگان
چکیده
In this paper we address the problem of software generation from a Hardware Description Language (HDL). In particular, we examine the issues involved in translating VHDL into C or C++ for use in system simulation and cosynthesis. Because of the concurrency supported by VHDL, and a notion of timing behavior, care must be taken to ensure behavioral correctness of the generated software. The issues involved will be shown to be different in each of the application areas. The ideas set forth here have been used in an efficient VHDL simulator designed to execute on multiprocessor systems. Results are presented for simulation on uniprocessor as well as multiprocessor systems.
منابع مشابه
Behavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS
During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...
متن کاملFault Injection for Logic Synthesis Design using VHDL
Fault injection provides a method of assessing the dependability of a system under test. Traditionally fault injection is employed near the end of the design process after hardware and software prototypes have been developed. In order to eliminate costly re-designs near the end of the design process, a methodology for performing fault injection throughout the design process is described in this...
متن کاملMethod for Automatic Generation of Rtl in Vhdl Using Decision Diagrams
In recent years, decision diagrams have earned a prominent place in the field of logic design as means of efficient representation of switching function, in terms of needed storage space and processing complexity, especially for the tasks of design, testing and verification of logic circuits. In this paper, we focus on a XML based system for description of the structure of decision diagrams wit...
متن کاملGAUT – A Free and Open Source High-Level Synthesis Tool for FPGA-Based Acceleration of Scientific Computing
GAUT is an open source High-Level Synthesis tool. From a bit-accurate C/C++ specification it automatically generates a RTL architecture described in VHDL that can be used by commercial logical synthesis tools like ISE (Xilinx), Quartus (Altera). GAUT also generates TLM and CABA SystemC simulation models for virtual prototyping.
متن کاملGAUT – A Free and Open Source High-Level Synthesis Tool
GAUT is an open source High-Level Synthesis tool. From a bitaccurate C/C++ specification it automatically generates a RTL architecture described in VHDL that can be used by commercial logical synthesis tools like ISE (Xilinx), Quartus (Altera). GAUT also generates TLM and CABA SystemC simulation models for the SocLib virtual prototyping platform.
متن کامل